



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,870	06/27/2003	Mark T. Bohr	42P15335	7488
8791	7590	07/14/2006	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN			NGUYEN, DAO H	
12400 WILSHIRE BOULEVARD			ART UNIT	
SEVENTH FLOOR			PAPER NUMBER	
LOS ANGELES, CA 90025-1030			2818	

DATE MAILED: 07/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/608,870	Applicant(s) BOHR ET AL.	
	Examiner Dao H. Nguyen	Art Unit 2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 June 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4, 7, 8, 10-16, 28 and 29 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4, 7, 8, 10-16, 28, and 29 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This Office Action is in response to the communications dated 06/07/2006.
Claims 1-4, 7, 8, 10-16, 28, and 29 are active in this application.
Claim(s) 5, 6, 9, and 17-27 have been cancelled.

Remarks

2. Applicant's arguments filed on 06/07/2006 have been fully considered, but are moot in view of US Patent Application Publication No. 2003/0025163 by Kwon.

Claim Rejections - 35 U.S.C. § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. **Claim(s) 1-4, 7, 8, 10-16, 28, and 29 is/are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,165,826 to Chau et al., in view of Kwon, US Patent Application Publication No. 2003/0025163.**

Regarding claim 1, Chau discloses an apparatus, as shown in figs. 3(A-H), for example, comprising:

a substrate 300;

a first device (PMOS 360) including a gate electrode 308 on a surface of the substrate 300 in an area of the substrate defined by a first well 304; and

a single crystal silicon alloy material 322 (col. 8, line 17 to col. 9, line 8) disposed in each of a first junction region and a second junction region in the substrate adjacent the gate electrode 308, wherein (a) a lattice spacing of the silicon alloy material 322 is different than a lattice spacing of a material of the first well 304 of the substrate (see col. 6, lines 1-27; col. 8, lines 41-45; col. 9, lines 9-20), (b) a surface of the first junction region 322 and a surface of the second junction region 322 are in a non-planar relationship with the surface of the substrate 300 (fig. 3H); and

a second device (NMOS) complementary to the first device (PMOS) and comprising junction regions 334 defined by doped portions of a material of a second well 302 of the substrate 300, the material of the second well 302 having a conductivity type (p-type) different than a conductivity type of the first well (n-type) (col. 6, lines 1-27).

Chau is silent about an etch stop layer disposed on the substrate on the second device exclusive of the first device.

Kwon discloses an apparatus, as shown in figs. 11, 12, 18-21, and 24, comprising an etch stop layer (layer 230 in fig. 11, or layer(s) 332&334 in figs. 12, 18-

20, or layer(s) 432(a)&434(a) in figs. 21&24) disposed on the substrate on a second device (20) exclusive of a first device (10).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the invention of Chau to further include the etch stop layer(s), as those of Kwon, to prevent the silicide layer from being overetched in a subsequent process for forming contact holes. See paragraph [0043] of Kwon.

Regarding claim 2, Chau/Kwon discloses the apparatus wherein a surface 301 (fig. 3A) of the substrate 300 defines a top surface of the substrate and the surface of the first junction region 322 and the surface of the second junction region 322 are superior to the top surface of the substrate. See figs. 3(A-H) of Chau.

Regarding claim 3, Chau/Kwon discloses the apparatus wherein the surface of the first junction region 322 and the surface of the second junction region 322 are superior to the top surface of the substrate by a length in the range of between 5 nanometers and 150 nanometers. See figs. 3(D-F), and col. 8, lines 31-35 of Chau.

Regarding claim 4, Chau/Kwon discloses the apparatus wherein the first junction region 322 and the second junction region 322 define a depth in the range of between 30 nanometers and 250 nanometers in depth below the surface of the substrate. See figs. 3(D-F), and col. 8, lines 31-35 of Chau.

Regarding claim 7, Chau/Kwon discloses the apparatus wherein the lattice spacing of the silicon alloy material 322 is larger than the lattice spacing of the material of the first well of the substrate 304. See col. 6, lines 1-27; col. 8, lines 41-45; col. 9, lines 9-20 of Chau.

Regarding claim 8, Chau/Kwon discloses the apparatus wherein a surface of the substrate proximate to the first junction region 322 defines a first substrate sidewall surface (along trench 305) and a surface of the substrate proximate to the second junction region 322 defines a second substrate sidewall surface (along other trench 305) and the silicon alloy material 322 disposed in the first junction region is attached to the first substrate sidewall surface and the silicon alloy material 322 disposed in the second junction region is attached to the second substrate sidewall surface. See figs. 3(E-H) of Chau.

Regarding claim 10, Chau/Kwon discloses the apparatus wherein the silicon alloy material 322 comprises one of silicon germanium ($\text{Si}_{1-x}\text{Ge}_x$), silicon carbide ($\text{Si}_{1-x}\text{C}_x$), nickel silicide (NiSi), titanium silicide (TiSi_2), and cobalt silicide (CoSi_2). See col. 8, line 17 to col. 9, line 8 of Chau.

Regarding claim 11, Chau/Kwon discloses the apparatus further comprising a layer of silicide material 342 on the surface of the first junction region 322, the surface of

Art Unit: 2818

the second junction region 322, and the gate electrode 306/308, wherein the layer of silicide material comprises one of nickel silicide (NiSi), titanium silicide (TiSi₂), and cobalt silicide (CoSi₂). See col. 11, line 66 to col. 12, line 26 of Chau.

Regarding claim 12, Chau/Kwon discloses the apparatus further comprising a layer of conformal etch stop material 326 on the layer of silicide material, wherein the layer of etch stop material comprises one of silicon dioxide (SiO₂), phosphosilicate glass (PSG, a Phosphorous doped SiO₂), silicon nitride (Si₃N₄), and silicon carbide (SiC). See figs. 3, 5 of Chau.

Regarding claim 13, Chau/Kwon discloses the apparatus further comprising a layer of dielectric material 326/506 comprising on the layer of conformal etch stop material, wherein the layer of dielectric material comprises one of carbon doped oxide (CDO), cubic boron nitride (CBN), silicon dioxide (SiO₂), phosphosilicate glass (PSG), silicon nitride (Si₃N₄), fluorinated silicate glass (FSG), and silicon carbide (SiC). See figs. 3, 5 of Chau.

Regarding claim 14, Chau discloses an apparatus, as shown in figs. 3(A-H), for example, comprising:

- a substrate 300;

- a first device (PMOS 360) including a gate electrode 308 on a surface of the substrate 300 and a first junction region 336 and a second junction region 336 in the

substrate 300 adjacent the gate electrode 308, the first junction region 336 and the second junction region 336 defining a channel in a first well 304 of the substrate 300; and

a single crystal silicon alloy material 322 (col. 8, line 17 to col. 9, line 8) disposed in each of the first junction region 336 and the second junction region 336 such that a surface of the first junction region and a surface of the second junction region are superior to the top surface of the surface of the substrate by a length sufficient to cause a strain in the first well 304 of the substrate (fig. 3H), wherein a lattice spacing of the silicon alloy material is different than a lattice spacing of a material of the well of the substrate (see col. 6, lines 1-27; col. 8, lines 41-45; col. 9, lines 9-20); and

a second device (NMOS) complementary to the first device (PMOS) and comprising a gate electrode 306 on the surface of the substrate 300 and junction regions 334 defined by doped portions of a material of a second well 302 of the substrate 300, wherein the material of the second well 302 of a conductivity type (p-type) different than a conductivity type (n-type) of the first well (col. 6, lines 1-27).

Chau is silent about an etch stop layer disposed on the substrate on the second device exclusive of the first device.

Kwon discloses an apparatus, as shown in figs. 11, 12, 18-21, and 24, comprising an etch stop layer (layer 230 in fig. 11, or layer(s) 332&334 in figs. 12, 18-

20, or layer(s) 432(a)&434(a) in figs. 21&24) disposed on the substrate on a second device (20) exclusive of a first device (10).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the invention of Chau to further include the etch stop layer(s), as those of Kwon, to prevent the silicide layer from being overetched in a subsequent process for forming contact holes. See paragraph [0043] of Kwon.

Regarding claim 15, Chau/Kwon discloses the apparatus wherein the first well 304 of the substrate 300 comprises an N-type material having an electrically negative charge, and wherein the silicon alloy material 322 comprises a P-type junction region material having an electrically positive charge. See col. 6, lines 1-27; and col. 8, lines 41-45 of Chau.

Regarding claim 16, Chau/Kwon discloses the apparatus wherein the silicon alloy 322 is silicon germanium having a lattice spacing that is larger than a lattice spacing of the N-type channel/well material, and wherein the strain is a compressive strain. See col. 6, lines 1-27; col. 8, lines 41-45; col. 9, lines 9-20 (silicon germanium alloy 322 and diffused semiconductor regions 336 are formed on top of well region 304; therefore, alloy 322 and/or regions 336 must definitely produce a compression, or a compressive strain, on the well region 304) of Chau.

Regarding claims 28 and 29, Chau/Kwon discloses the apparatus wherein the second device (NMOS) comprises a gate electrode 306 on the surface of the substrate 300, the apparatus further comprising:

relative to an area defined by the first well 304 and an area defined by the second well 302, and etch stop layer 326 selectively disposed on the surface of the substrate in an area defined by the second well 302 such that the gate electrode 306 of the second device is disposed between the etch stop layer 326. See figs. 3 of Chau.


Conclusion

5. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM – 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith, can be reached on (571)272-1907. The fax numbers for all communication(s) is 571-273-8300.


Art Unit: 2818

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

A handwritten signature in black ink, appearing to read 'D. H. Nguyen', with a horizontal line underneath.

Dao H. Nguyen
Art Unit 2818
July 10, 2006

DOUGLAS W. OWENS
PRIMARY EXAMINER

A handwritten signature in black ink, appearing to read 'Douglas W. Owens', followed by the date '7/10/06'.